



# MITSUBISHI LSIs M5L27256K, -2

**262144-BIT (32768-WORD BY 8-BIT)  
ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

## DESCRIPTION

The Mitsubishi M5L27256K is a high-speed 262144-bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5L27256K is fabricated by N-channel double polysilicon gate technology and is available in a 28-pin DIP with a transparent lid.


## FEATURES

- 32768 Word x 8 bit organization
- Access time M5L27256K-2 . . . . . 200ns (max.)  
M5L27256K . . . . . 250ns (max.)
- Programming voltage: 12.5V
- Two line control  $\overline{OE}$ ,  $\overline{CE}$
- Low power current ( $I_{CC}$ ): Active . . . . . 80mA (max.)  
Stand by . . . . . 25mA (max.)
- Single 5V power supply
- 3-State output buffer
- Input and output TTL-compatible in read and program mode
- Standard 28-pin DIP
- Fast programming algorithm


## APPLICATION

Microcomputer systems and peripheral equipment

## PIN CONFIGURATION (TOP VIEW)



## BLOCK DIAGRAM



**262 144-BIT (32768-WORD BY 8-BIT)  
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

**FUNCTION**

**Read**

Set the  $\overline{CE}$  and  $\overline{OE}$  terminals to the read mode (low level). Low level input to  $\overline{CE}$  and  $\overline{OE}$  and address signals to the address inputs ( $A_0 \sim A_{14}$ ) make the data contents of the designated address location available at the data input/output ( $D_0 \sim D_7$ ). When the  $\overline{CE}$  or  $\overline{OE}$  signal is high, data input/output are in a floating state.

When the  $\overline{CE}$  signal is high, the device is in the standby mode or power-down mode.

**Programming**

**(Fast programming algorithm)**

First set  $V_{CC} = 6V, V_{PP} = 12.5V$  and then set an address to first address to be programmed. After applying 1 ms program pulse ( $\overline{CE}$ ) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 1 ms program pulse. The programmer continues 1 ms pulse-then-verify routines until the device verify correctly or twenty five of these pulse-then-verify routines have been completed. The programmer also maintains its total number of 1ms pulses applied to that address in register X. And then applied a program pulse 3 times of register X value long as an overprogram pulse. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed.

**Erase**

Erase is effected by exposure to ultraviolet light with a wavelength of 2537Å at an intensity of approximately 15WS/cm<sup>2</sup>. Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.

**MODE SELECTION**

Mode \ Pins	$\overline{CE}$ (20)	$\overline{OE}$ (22)	$V_{PP}$ (1)	$V_{CC}$ (28)	Outputs (11 ~ 13, 15 ~ 19)
Read	$V_{IL}$	$V_{IL}$	5V	5V	Data out
Output disable	$V_{IL}$	$V_{IH}$	5V	5V	Floating
Standby	$V_{IH}$	X*	5V	5V	Floating
Program	$V_{IL}$	$V_{IH}$	12.5V	6V	Data in
Program verify	$V_{IH}$	$V_{IL}$	12.5V	6V	Data out
Program inhibit	$V_{IH}$	$V_{IH}$	12.5V	6V	Floating

\*: X can be either  $V_{IL}$  or  $V_{IH}$

**ABSOLUTE MAXIMUM RATINGS (Note 1)**

Symbol	Parameter	Ratings	Unit
$T_{opr}$	Operating temperature	-10 ~ 80	°C
$T_{stg}$	Storage temperature	-65 ~ 125	°C
$V_{I1}$	All input or output voltage except $V_{PP}, A_9$ (Note 2)	-0.6 ~ 7	V
$V_{I2}$	$V_{PP}$ supply voltage during programming (Note 2)	-0.6 ~ 14.0	V
$V_{I3}$	$A_9$ input voltage (Note 2)	-0.6 ~ 13.5	V

Note 1: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

2: With respect to Ground.

**262144-BIT (32768-WORD BY 8-BIT)  
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

**READ OPERATION**

**DC ELECTRICAL CHARACTERISTICS** (Ta = 0 – 70°C, VCC = 5V ± 5%, VPP = VCC, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I <sub>LI</sub>	Input load current	V <sub>IN</sub> = 5.5V			10	μA
I <sub>LO</sub>	Output leakage current	V <sub>OUT</sub> = 5.5V			10	μA
I <sub>PP1</sub>	V <sub>PP</sub> current read	V <sub>PP</sub> = 5.5V			5	mA
I <sub>CC1</sub>	V <sub>CC</sub> current standby	$\overline{CE} = V_{IH}$			25	mA
I <sub>CC2</sub>	V <sub>CC</sub> current Active	$\overline{CE} = \overline{OE} = V_{IL}$			80	mA
V <sub>IL</sub>	Input low voltage		-0.1		0.8	V
V <sub>IH</sub>	Input high voltage		2.0		V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1mA			0.45	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -400μA	2.4			V


Note 3: Typical values are at Ta = 25°C and nominal supply voltages.

**AC ELECTRICAL CHARACTERISTICS** (Ta = 0 – 70°C, VCC = 5V ± 5%, VPP = VCC, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits						Unit
			M5L27256K-2			M5L27256K			
			Min	Typ	Max	Min	Typ	Max	
t <sub>a</sub> (AD)	Address to output delay	$\overline{CE} = \overline{OE} = V_{IL}$			200			250	ns
t <sub>a</sub> ( $\overline{CE}$ )	$\overline{CE}$ to output delay	$\overline{OE} = V_{IL}$			200			250	ns
t <sub>a</sub> ( $\overline{OE}$ )	Output enable to output delay	$\overline{CE} = V_{IL}$			75			100	ns
t <sub>DF</sub>	Output enable high to output float	$\overline{CE} = V_{IL}$	0		60	0		60	ns
t <sub>OH</sub>	Output hold from $\overline{CE}$ , $\overline{OE}$ or addresses		0			0			ns


Note 4: V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>

**AC WAVEFORMS**



Test conditions for A.C. characteristics  
 Input voltage: V<sub>IL</sub> = 0.45V, V<sub>IH</sub> = 2.4V  
 Input rise and fall times: ≤ 20ns  
 Reference voltage at timing measurement: Input 0.8V and 2V Output 0.8V, and 2V.

Output load 1TTL gate + C<sub>L</sub>(100pF)



**CAPACITANCE**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>IN</sub>	Input capacitance (Address, $\overline{CE}$ , $\overline{OE}$ )	Ta = 25°C, f = 1MHz, V <sub>I</sub> = V <sub>O</sub> = 0V		4	6	pF
C <sub>OUT</sub>	Output capacitance			8	12	pF

**262144-BIT (32768-WORD BY 8-BIT)  
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

**PROGRAM OPERATION**

**FAST PROGRAMMING ALGORITHM**

**DC ELECTRICAL CHARACTERISTICS** ( $T_a = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6\text{V} \pm 0.25\text{V}$ ,  $V_{PP} = 12.5\text{V} \pm 0.3\text{V}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$I_{LI}$	Input current	$V_{IN} = V_{IL}$ or $V_{IH}$			10	$\mu\text{A}$
$V_{OL}$	Output low voltage	$I_{OL} = 2.1\text{mA}$			0.45	V
$V_{OH}$	Output high voltage	$I_{OH} = -400\mu\text{A}$	2.4			V
$V_{IL}$	Input low voltage		-0.1		0.8	V
$V_{IH}$	Input high voltage		2.0		$V_{CC}$	V
$I_{CC2}$	$V_{CC}$ supply current				80	mA
$I_{PP2}$	$V_{PP}$ supply current	$\overline{CE} = V_{IL}$			50	mA


**AC ELECTRICAL CHARACTERISTICS** ( $T_a = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6\text{V} \pm 0.25\text{V}$ ,  $V_{PP} = 12.5\text{V} \pm 0.3\text{V}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{AS}$	Address setup time		2			$\mu\text{s}$
$t_{OES}$	$\overline{OE}$ set up time		2			$\mu\text{s}$
$t_{DS}$	Data setup time		2			$\mu\text{s}$
$t_{AH}$	Address hold time		0			$\mu\text{s}$
$t_{DH}$	Data hold time		2			$\mu\text{s}$
$t_{DFP}$	Output enable to output float delay		0		130	ns
$t_{VCS}$	$V_{CC}$ setup time		2			$\mu\text{s}$
$t_{VPS}$	$V_{PP}$ setup time		2			$\mu\text{s}$
$t_{FPW}$	$\overline{CE}$ initial program pulse width		0.95	1	1.05	ms
$t_{OPW}$	$\overline{CE}$ over program pulse width		2.85		78.75	ms
$t_{OE}$	Data valid from $\overline{OE}$				150	ns

Note 5:  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .


**262144-BIT (32768-WORD BY 8-BIT)  
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

**AC WAVEFORMS**



Test conditions for A.C. characteristics  
 Input voltage:  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$   
 Input rise and fall times:  $\leq 20ns$   
 Reference voltage at timing measurement: Input 0.8V and 2V Output 0.8V, and 2V.

**FAST PROGRAMMING ALGORITHM  
 FLOW CHART**



\*  $4.75V \leq V_{CC} = V_{PP} \leq 5.25V$

**262144-BIT (32768-WORD BY 8-BIT)  
 ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

**DEVICE IDENTIFIER MODE**

The Device Identifier Mode allows the reading of a binary code from the EPROM that identifies the manufacturer and device type.

The EPROM Programmer reads the manufacturer code and the device code and automatically selects the corresponding programming algorithm.

**M5L27256K DEVICE IDENTIFIER CODE**

Code	Pin	A <sub>0</sub> (10)	D <sub>7</sub> (19)	D <sub>6</sub> (18)	D <sub>5</sub> (17)	D <sub>4</sub> (16)	D <sub>3</sub> (15)	D <sub>2</sub> (13)	D <sub>1</sub> (12)	D <sub>0</sub> (11)	Hex Data
Manufacturer code	V <sub>IL</sub>	0	0	0	0	1	1	1	0	0	1C
Device code	V <sub>IH</sub>	0	0	0	0	0	0	1	0	0	04

Note 6: V<sub>CC</sub> = V<sub>PP</sub> = 5V ± 5%. A<sub>9</sub> = 12.0 ± 0.5V. A<sub>1</sub> ~ A<sub>8</sub>. A<sub>10</sub> ~ A<sub>14</sub>.  $\overline{CE}$ ,  $\overline{OE}$  = V<sub>IL</sub>.