
TMP82C51AP-2 / TMP82C51AP-10
TMP82C51AM-2 / TMP82C51AM-10

PROGRAMMABLE COMMUNICATION INTERFACE

1. GENERAL DESCRIPTION

The TMP82C51A is the industry standard Universal Synchronous/Asynchronous Receiver/Transmitter (USART) that is fabricated using C-MOS silicon gate technology. The 82C51A is mainly used for 8-bit microcomputer extension system, which require serial data communications.


The TMP82C51AP-2/TMP82C51AP-10 is packaged in the 28 pin standard Dual Inline Package.

The TMP82C51AM-2/TMP82C51AM-10 is packaged in the 28 pin Small Out Line Package.

FEATURES


- Synchronous:
 - 5-8 Bit Characters
 - Internal or External Character Synchronization
 - Single or Double Character Synchronization (Internal)
 - Automatic Sync Character(s) Insertion
- Asynchronous:
 - 5-8 Bit Characters
 - Clock Rate -1, 16 or 64 Times Transfer Rate
 - Break Character Generation
 - 1, 1.5 or 2 stop Bits
 - False Start Bit Detection
 - Automatic Break Detect and Handling
- Transfer Rate TMP82C51A-2 TMP82C51A-10
 DC-104K bps DC-300K bps
- Full-Duplex, Double-Buffered, Transmitter and Receiver
- Error Detection Parity, Overrun and Framing.
- Single +5V Supply: 5V \pm 10%

2. PIN CONNECTIONS



050489

3. BLOCK DIAGRAM



050489

4. PIN NAMES AND PIN DESCRIPTIONS

4.1 INTERFACE SIGNALS TO CPU (MAIN SYSTEM)

- D0-D7 (Input/Output)

This 3-state, bidirectional, 8-bit buffer is used to interface with the system Data Bus. Data is transmitted or received through the buffer upon execution of Input or Output Instructions of the CPU. Control Words, Command Words and Status Information are also transferred through the Data Bus Buffer.

- \overline{WR} (Input)

A “low” level signal on this input informs the 82C51A that the CPU is Writing Data or Control Words to the 82C51A.

- \overline{RD} (Input)

A “low” level signal on this input informs the 82C51A that the CPU is Reading Data or Status Information from the 82C51A.

- \overline{CS} (Input)

A “low” level signal on this input selects the 82C51A. No reading or writing operation will occur unless the device is selected. When \overline{CS} is “high” the Data Bus is in the floating state and \overline{RD} and \overline{WR} have no effect on the chip.

- C/ \overline{D} (Input)

This input signal, in conjunction with the \overline{WR} and \overline{RD} inputs, informs the 82C51A that the word on the Data Bus is either a Data Bus Character, Control Word or Status Information. A “high” level signal means Control or Status, a “low” level signal means Data.

| C/ \overline{D} | \overline{RD} | \overline{WR} | \overline{CS} | |
|-------------------|-----------------|-----------------|-----------------|--|
| 0 | 0 | 1 | 0 | 82C51A Receive DATA Buffer → DATA Bus |
| 0 | 1 | 0 | 0 | 82C51A Transmit DATA Buffer ← DATA Bus |
| 1 | 0 | 1 | 0 | 82C51A Status DATA Buffer → DATA Bus |
| X | 1 | 1 | 0 | DATA Bus is in floating state. |
| X | X | X | 1 | DATA Bus is in floating state. |

- CLK (Input)

The CLK input is used to generate internal device timing. No external input or output referenced to CLK, but the frequency of CLK must be greater than 30 times the Receiver or Transmitter Data Bit Rates (RxC or TxC) in Synchronous Operation, and greater than 4.5 times the Receiver Data Bit Rates (\overline{RxC} or \overline{TxC}) in Asynchronous operation.

- RESET (Input)

A “high” level signal on this input forces the 82C51A into an “Idle” mode. The device will remain “Idle” until a new set of Control Words is written into the 82C51A to program its functional definition. Minimum RESET pulse width is 6 τ .

4.2 MODEM CONTROL SIGNALS

- \overline{DSR} (Input)

The \overline{DSR} input signal is a general purpose, 1-bit inverting input port. Its condition can be tested by the CPU using a Status Read Operation. The \overline{DSR} input is normally used to test MODEM conditions such as Data Set Ready signal.

- \overline{DTR} (Output)

The \overline{DTR} output signal is a general purpose, 1-bit inverting output port. It can be set “low” by programming the appropriate bit in the Command Instruction Words. The \overline{DTR} output signal is normally used for MODEM control such as Data Terminal Ready or Rate Select signal.

- \overline{RTS} (Output)

The \overline{RTS} output signal is a general purpose, 1-bit inverting output port. It can be set “low” by programming the appropriate bit in the Command Instruction Word. The \overline{RTS} output signal is normally used for MODEM control such as Request to Send signal.

- \overline{CTS} (Input)

A “low” level signal on this input enables the 82C51A to transmit serial data, if the Tx Enable Bit in the Command Byte is set to a “one” ($TxEN=1$). If either a Tx Enable off ($TxEN=0$) or \overline{CTS} off ($CTS=1$) condition occurs while the Tx is in operation, the Tx will transmit all the data in the USART, written prior to Tx Disable Command before shutting down.

4.3 TRANSMIT CONTROL SIGNALS

- \overline{TxC} (Input)

The transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous Transmission Mode, the Transfer Rate (1x) is equal to the \overline{TxC} frequency. In Asynchronous Transmission Mode the transfer rate is a fraction of the actual \overline{TxC} frequency. A portion of the Mode Instruction selects this factor; it can be 1, 1/16 or 1/64 the \overline{TxC} .

For Example:

If Transfer Rate equals 110 bps,

$$\overline{\text{TxC}} = 110 \text{ Hz} \quad (1x)$$

$$\overline{\text{TxC}} = 1.76 \text{ kHz} \quad (16x)$$

$$\overline{\text{TxC}} = 7.04 \text{ Hz} \quad (64x)$$

The falling edge of $\overline{\text{TxC}}$ shifts the serial data out of the 82C51A.

- TxD (Output)

This line is used to transmit serial data. Serial output data on TxD is changed from parallel data to serial data in accordance with the TxD line will be held in the marking state ('1' level) immediately on one of the followings.

- Master Reset
- Tx Disable ($\text{TxEN}=0$)
- CTS signal is high ($\overline{\text{CTS}}=1$)
- TxEMPTY signal is high ($\text{TxEMPTY}=1$)

- TxRDY (Output)

This output informs the CPU that the transmitter is ready to accept a Data Character. The TxRDY output pin can be used as an interrupt to the system, since it is masked by Tx Disable ($\text{TxEN}=0$), or, for polled Operation, the CPU can check TxRDY using a Status Read Operation, TxRDY is automatically reset by the trailing edge of $\overline{\text{WR}}$ when a Data Character is loaded from the CPU. The TxRDY pin output status (TxRDY (pin)) is different from the TxRDY status bit status register (TxRDY (status bit)) as follows.

$$\text{TxRDY (status bit)} = (\text{Transmit Data Buffer Empty})$$

$$\text{TxRDY (pin)} = (\text{Transmit Data Buffer Empty}) \text{ AND } (\overline{\text{CTS}}=0) \text{ AND } (\text{TxEN} = 1)$$

- TxEMPTY (Output)

The TxEMPTY output will go "high" when the 82C51A has no characters to send. It resets upon receiving a character from the CPU if the transmitter is enabled.

In Synchronous Mode, a "high" level signal on this output indicates that a Character has not been loaded and the SYNC Character or Characters are about to be or are being transmitted automatically as "fillers". TxEMPTY does not go "low" when the SYNC characters are being shifted out.

4.4 RECEIVE CONTROL SIGNALS

- $\overline{\text{Rx}\overline{\text{C}}}$ (Input)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the Transfer Rate (1x) is equal to the actual frequency of $\overline{\text{Rx}\overline{\text{C}}}$. In Asynchronous Mode, the Transfer Rate is a fraction of the actual $\overline{\text{Rx}\overline{\text{C}}}$ frequency. A portion of the Mode Instruction selects this factor; 1, 1/16 or 1/64 the $\overline{\text{Rx}\overline{\text{C}}}$.

For Example:

If Transfere Rate equals 2400 bps,

$$\overline{\text{Rx}\overline{\text{C}}} = 2.4 \text{ kHz} \quad (1x)$$

$$\overline{\text{Rx}\overline{\text{C}}} = 38.4 \text{ kHz} \quad (16x)$$

$$\overline{\text{Rx}\overline{\text{C}}} = 153.6 \text{ kHz} \quad (64x)$$

Data is sampled into the 82C51A on the rising edge of $\overline{\text{Rx}\overline{\text{C}}}$.

- RxD (Input)

This line is used to receive the serial data. Serial input data on this line is changed to parallel data in accordance with the format specified by the Control Words, and then transferred to the Receive Data Buffer.

- RxRDY (Output)

This output indicates that the 82C51A contains a Data Character that is ready to be input to the CPU. RxRDY can be connected to the interrupt structure of the CPU, or, for Polled Operation, the CPU can check the condition of RxRDY using Status Read Operation.

Rx Enable off both masks and holds RxRDY in the Reset Condition.

- SYNDET/BD (Input/Output)

This pin is used for SYNDET in Synchronous Mode and may used as either input or output, programmable through the Control Word. It is reset to output mode "low" upon RESET. When used as an Output (Internal Sync Mode), the SYNDET pin will go "high" to indicate that the 82C51A has located the SYNC Character in the Receive Mode. If the 82C51A is programmed to use Double Sync Characters then SYDET will go "high" in the middle of the last bit of the second SYNC Character. SYNDET is automatically reset upon a Status Read Operation. When used as an Input (External Sync Mode), a positive going signal will cause the 82C51A to start assembling Data Characters on the rising edge of the next $\overline{\text{Rx}\overline{\text{C}}}$.

In Asynchronous Mode this pin is used BD.

This output will go "high" whenever the receiver remains "low" through two consecutive Stop Bit Sequences (including the Start Bits, Data Bits, and parity bits). Break Detect may also be read as a Status Bit.

It is reset only upon a Master Chip Reset or Rx Data returning to a "one" state.

4.5 POWER SUPPLY

- VCC (Power)
 - +5 Volt supply
- GND (Power)
 - 0 Volt supply

5. ELECTRICAL CHARACTERISTICS

5.1 MAXIMUM RATINGS

| Symbol | Item | Rating |
|---------------------|--|--------------------------------|
| V _{CC} | Power Supply Voltage (with respect to GND) | -0.5V to 7.0V |
| V _{IN} | Input Voltage (with respect to GND) | -0.5V to V _{CC} + 0.5 |
| V _{OUT} | Output Voltage (with respect to GND) | -0.5V to V _{CC} + 0.5 |
| P _D | Power Dissipation | 250mW |
| T _{SOLDER} | Soldering Temperature (10 sec) | 260°C |
| T _{STG.} | Storage Temperature | -65°C to 150°C |
| T _{OPR.} | Operating Temperature | -40°C to 85°C |

050489

5.2 D.C CHARACTERS

Topr = -40°C to +85°C, VCC = +5V ± 10%, GND = 0V, Unless otherwise noted.

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
|------------------|---|---|-----------------------|------|-----------------------|-------|
| V _{IL} | Input Low Voltage | | -0.5 | - | 0.8 | V |
| V _{IH} | Input High Voltage | | 2.2 | - | V _{CC} + 0.5 | V |
| V _{OL} | Output Low Voltage | I _{OL} = 2.2mA | - | - | 0.45 | V |
| V _{OH1} | Output High Voltage | I _{OH} = -400μA | 2.4 | - | - | V |
| V _{OH2} | Output High Voltage | I _{OH} = -100μA | V _{CC} - 0.8 | - | - | V |
| I _{OFL} | Output Leak Current | 0.45V ≤ V _{OUT} ≤ V _{CC} | - | - | ± 10 | μA |
| I _{IL} | Input Leak Current | 0.45V ≤ V _{OUT} ≤ V _{CC} | - | - | ± 10 | μA |
| I _{CC1} | Power Supply Current (AP-2/AM-2, 5MHz) | t _{cy} = 200ns V _{in} = 4.8V/0.2V | - | 1.2 | 5.0 | mA |
| | Power Supply Current (AP-8/AM-8, 8MHz) | t _{cy} = 125ns V _{in} = 4.8V/0.2V | - | 2.0 | 10.0 | mA |
| | Power Supply Current (AP-10/AM-10, 10MHz) | t _{cy} = 100ns V _{in} = 4.8V/0.2V | - | 2.5 | 15 | mA |
| I _{CC2} | Power Supply Current (Standby Mode) | STOP All Clocks V _{CC} = 5V, \overline{CS} = 1 V _{in} = 4.8V/0.2V | - | 0.5 | 10.0 | μA |

050489

5.3 AC CHARACTERISTICS

$T_{opr} = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = 5\text{V} \pm 10\%$, $GND = 0\text{V}$, Unless otherwise noted.

5.3.1 Bus Read Cycle Timing Note 1)

| Symbol | Parameter | Test Conditions | AP-2 / AM-2 | | AP-10 / AM-10 | | Units |
|----------|--|--------------------------------|-------------|------|---------------|------|-------|
| | | | Min. | Max. | Min. | Max. | |
| t_{AR} | \overline{CS} , C/\overline{D} Set-up Time for \overline{RD} | | 0 | - | 0 | - | nS |
| t_{RA} | \overline{CS} , C/\overline{D} Hold Time for \overline{RD} | | 0 | - | 0 | - | nS |
| t_{RR} | \overline{RD} Pulse Width | | 150 | - | 120 | - | nS |
| t_{RD} | Data Delay Time for \overline{RD} (Note 2) | $CL = 150\text{pF}$ Note 3) | - | 140 | - | 100 | nS |
| t_{DF} | Data Hold Time for \overline{RD} | | 10 | 80 | 10 | 50 | nS |

230589

5.3.2 Bus Write Cycle Timing (Note 1)

| Symbol | Parameter | Test Conditions | AP-2 / AM-2 | | AP-10 / AM-10 | | Units |
|----------|--|-----------------|-------------|------|---------------|------|-------|
| | | | Min. | Max. | Min. | Max. | |
| t_{AW} | \overline{CS} , C/\overline{D} Set-up Time for \overline{WR} | | 0 | - | 0 | - | nS |
| t_{WA} | \overline{CS} , C/\overline{D} Hold Time for \overline{WR} | | 0 | - | 0 | - | nS |
| t_{WW} | \overline{RD} Pulse Width | | 150 | - | 120 | - | nS |
| t_{DW} | Data Set-up Time for \overline{WR} | | 100 | - | 70 | - | nS |
| t_{WD} | Data Hold Time for \overline{WR} | | 0 | - | 0 | - | nS |
| t_{RV} | Recovery Time Between Write | Note 4) | 6 | - | 6 | - | tcyc |

230589

5.3.3 Other Timings


| Symbol | Parameter | Test Conditions | AP-2 / AM-2 | | AP-10 / AM-10 | | Units |
|---------------------------------|---|---------------------|-------------|------|---------------|------|-------|
| | | | Min. | Max. | Min. | Max. | |
| t _{cy} | Clock Period Note 5), 6) | | 200 | – | 100 | – | nS |
| t _H | Clock High Level Width | | 80 | – | 40 | – | nS |
| t _L | Clock Low Level Width | | 50 | – | 30 | – | nS |
| t _R , t _F | Clock Rise, Fall Time | | – | 20 | – | 10 | nS |
| t _{DTx} | TxD Delay Time from Falling Edge of Tx _C | | – | 1 | – | 0.5 | us |
| f _{Tx} | Transmitter Input Clock Frequency | 1xBaud Rate | DC | 104 | DC | 300 | kHz |
| | | 16xBaud Rate | DC | 528 | DC | 2000 | |
| | | 64xBaud Rate | DC | 832 | DC | 2000 | |
| t _{TPH} | Transmitter Input Clock Low Level Width | 1xBaud Rate | 12 | – | 12 | – | tcyc |
| | | 16x, 64x, Baud Rate | 1 | – | 1 | – | |
| t _{TPL} | Transmitter Input Clock High Level Width | 1xBaud Rate | 15 | – | 15 | – | tcyc |
| | | 16x, 64x, Baud Rate | 3 | – | 3 | – | |
| f _{Rx} | Receiver Input Clock Frequency | 1xBaud Rate | DC | 104 | DC | 300 | kHz |
| | | 16xBaud Rate | DC | 528 | DC | 2000 | |
| | | 64xBaud Rate | DC | 832 | DC | 2000 | |
| t _{RPH} | Receiver Input Clock High Level Width | 1xBaud Rate | 12 | – | 12 | – | tcyc |
| | | 16x, 64x, Baud Rate | 1 | – | 1 | – | |
| t _{RPL} | Receiver Input Clock Low Level Width | 1xBaud Rate | 15 | – | 15 | – | tcyc |
| | | 16x, 64x, Baud Rate | 3 | – | 3 | – | |
| t _{TxRDY} | TxRDY Pin Delay Time from Center of Last Bit | | – | 14 | – | 14 | tcyc |
| t _{TxRDY CLEAR} | TxRDY Clear Delay Time from Leading Edge of \overline{WR} | | – | 400 | – | 150 | ns |
| t _{RxRDY} | TxRDY Pin Delay Time from Center of Last Bit | | – | 26 | – | 26 | tcyc |
| t _{RxRDY CLEAR} | TxRDY Clear Delay Time from Leading Edge of \overline{WR} | | – | 400 | – | 150 | ns |
| t _{IS} | Internal SYNDET Delay Time from Rising Edge of Rx _C | | – | 26 | – | 26 | tcyc |
| t _{ES} | External SYNDET Set-up Time for Falling Edge of Rx _C | | – | 18 | – | 18 | tcyc |
| t _{Tx EMPTY} | TxEMPTY Delay Time from Center of Last Bit | | – | 20 | – | 20 | tcyc |
| t _{WC} | Control Delay Time from Rising Edge of \overline{WR} (TxEN, \overline{DTR} RTS) | | – | 8 | – | 8 | tcyc |
| t _{CR} | \overline{DSR} , \overline{CTS} Set-up Time for \overline{RD} | | 20 | – | 20 | – | tcyc |

230589

Notes:


- 1) AC Test Condition: Output measuring points $V_{OH} = 2.2V$, $V_{OL} = 0.8V$
Input supply level $V_{IH} = 2.4V$, $V_{IL} = 0.45V$
- 2) Assumes that Address is valid before the falling edge \overline{RD} .
- 3) CL means load capacitance.
- 4) This recovery time is defined only for Mode Initialization.
Write Data is allowed only when $TxRDY = 1$. Recovery Time between Writes for Asynchronous Mode is 8 tcy and for Synchronous Mode is 16 tcy.
- 5) The \overline{TxC} and \overline{RxC} frequencies have the following limitations with respect to CLK:
For 1x Transfer Rate, fTx or $fRx < 1$ (30 tcy)
For 16x and 64x Transfer Rate, fTx or $fRx \leq 1$ (4.5 tcy)
- 6) Minimum Reset Pulse Width is 6 tcy. System Clock must be running during Reset.
- 7) Status up data can have a maximum delay of 28 clock periods from the event affecting the status.

6. TIMING WAVEFORMS




050489

Figure 6.1 System Clock




050489

Figure 6.2 Transmitter Clock and Data




050489

Figure 6.3 Receiver Clock and Data




050489

Figure 6.4 Write Data Cycle (MPU → 82C51A)




050489

Figure 6.5 Read Data Cycle (82C51A → MPU)



050489

Figure 6.6 Write Control or Output Port Cycle (MPU → 82C51A)



050489

Figure 6.7 Read Control or Input Port Cycle (82C51A → MPU)




Figure 6.8 Transmitter Control and Flag Timing (SYNC Mode)






Figure 6.9 Receiver Control and Flag Timing (SYNC Mode)



EXAMPLE FORMAT : 7 BIT CHARACTER & 2 STOP BITS.

NOTE: $\left\{ \begin{array}{l} \text{TxRDY (PIN)} = (\text{Transmit Data Buffer is empty}) \cdot (\text{TxEN} = 1) \cdot (\text{CTS} = 0) \\ \text{TxRDY (STATUS BIT)} = (\text{Transmit Data Buffer is full}) \end{array} \right.$

Figure 6.10 Transmitter Control and Flag Timing (ASYNC Mode)




EXAMPLE FORMAT : 7 BIT CHARACTER WITH PARITY & 2 STOP BITS.

Figure 6.11 Receiver Control and Flag Timing (ASYNC Mode)

7. OUTLINE DRAWING

7.1 DIP

DIP28-P-600




270289

Note : Lead pitch is 2.54mm and tolerance is ± 0.25 mm against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

7.2 SOP

SOP28-P-450

Unit : mm



270289

Note : Package Width and Length do not include Mold Protrusions.
 Allowable Mold Protrusion is 0.15mm.