

**BIPOLAR ANALOG INTEGRATED CIRCUIT**  
 **$\mu$ PC659**


**8 BIT A/D CONVERTER FOR VIDEO PROCESSING**  
**WITH REFERENCE GENERATOR AND CLAMP CIRCUIT**

The  $\mu$ PC659 is a 8 bit A/D converter for video signal processing. The high speed and high quality Bipolar processing technology have enabled fast conversion rate and high resolution to be achieved. Conversion Rate is up to 20 MHz and Linearity Error within  $\pm 0.5$  LSB while operating at low power consumption. Also, this IC include sample and hold circuit, clamp circuit and reference voltage generator, which enables simple external circuits to be constructed.

**FEATURES**

- Resolution: 8 bits
- Conversion Rate: 20 M<sub>SPS</sub> MAX.
- Differential Non-Linearity:  $\pm 0.5$  LSB MAX.
- Power Supply Voltage: +5 V single
- Analog Input Voltage: 1.0 V<sub>p-p</sub> TYP.
- Include Clamp Circuit (Clamp voltage and clamp pulse must be supplied.)
- Include Sample and Hold Circuit
- Include Reference Voltage Generator: V<sub>RT</sub> = 3.3 V, V<sub>RB</sub> = 2.3 V
- Low Power Consumption: 395 mW TYP.


**BLOCK DIAGRAM**



**ORDERING INFORMATION**

ORDER NAME	PACKAGE
$\mu$ PC659G	24 Pin Plastic SOP (300 mil)

CONNECTION DIAGRAM (Top View)



No.	Symbol	Pin Name	No.	Symbol	Pin Name
1	V <sub>RT</sub>	Ref. Voltage (Top)	13	DB <sub>8</sub>	Digital Data Output (LSB)
2	NC	No Connection	14	DB <sub>7</sub>	Digital Data Output (7th)
3	AV <sub>CC</sub>	Power Supply for Analog Circuit	15	DB <sub>6</sub>	Digital Data Output (6th)
4	V <sub>IN</sub>	Analog Signal Input Terminal	16	DB <sub>5</sub>	Digital Data Output (5th)
5	AGND	Ground for Analog Circuit	17	DB <sub>4</sub>	Digital Data Output (4th)
6	P <sub>CL</sub>	Clamp Pulse Input Terminal	18	DV <sub>CC</sub>	Power Supply for Digital Circuit
7	V <sub>CL</sub>	Clamp Voltage Input Terminal	19	DGND	Ground for Digital Circuit
8	AV <sub>CC</sub>	Power Supply for Analog Circuit	20	DB <sub>3</sub>	Digital Data Output (3rd)
9	AGND	Ground for Analog Circuit	21	DB <sub>2</sub>	Digital Data Output (2nd)
10	V <sub>RB</sub>	Ref. Voltage (Bottom)	22	DB <sub>1</sub>	Digital Data Output (MSB)
11	AV <sub>CC</sub>	Power Supply for Analog Circuit	23	OVER	Digital Over Range Output
12	AGND	Ground for Analog Circuit	24	CLK	Sampling Clock Input Terminal

**ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = 25 °C)**

Supply Voltage	A, DV <sub>CC</sub>	-0.3 to +6.0	V
Digital Input Voltage	V <sub>IND</sub>	-0.3 to DV <sub>CC</sub> +0.3	V
Analog Input Voltage	V <sub>INA</sub>	-0.3 to AV <sub>CC</sub> +0.3	V
Reference Input Voltage	V <sub>RT</sub> , V <sub>RB</sub>	-0.3 to AV <sub>CC</sub> +0.3	V
Clamp Voltage	V <sub>CL</sub>	-0.3 to AV <sub>CC</sub> +0.3	V
Clamp Pulse Input Voltage	V <sub>PCL</sub>	-0.3 to AV <sub>CC</sub> +0.3	V
Operating Temperature	T <sub>opt</sub>	-20 to +70	°C
Storage Temperature	T <sub>stg</sub>	-40 to +150	°C


**RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -20 to +70 °C)**

TITLE	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
Supply Voltage	AV <sub>CC</sub> , DV <sub>CC</sub>	4.7	5.0	5.3	V	AGND = DGND = 0
Analog Input Voltage	V <sub>INA</sub>	V <sub>RB</sub> -0.4		V <sub>RT</sub> +0.4	V	V <sub>CC</sub> = 5.0 V
Clamp Input Voltage	V <sub>CL</sub>	V <sub>RB</sub> -0.4		V <sub>RT</sub> +0.4	V	V <sub>CC</sub> = 5.0 V
Sampling Clock	f <sub>SAMP</sub>	1.0		20	MHz	
Sampling Clock Low Pulse Width	tp <sub>WL</sub>	25			ns	
Sampling Clock High Pulse Width	tp <sub>WH</sub>	25			ns	
Clock Input High Level Voltage	V <sub>CKH</sub>	2.0			V	
Clock Input Low Level Voltage	V <sub>CKL</sub>			0.8	V	
Clamp Pulse Width	tp <sub>WCL</sub>	1.0			μs	
Clamp Pulse High Level Voltage	V <sub>PCLH</sub>	2.0			V	
Clamp Pulse Low Level Voltage	V <sub>PCLL</sub>			0.8	V	
Clamp Capacitance	C <sub>CL</sub>		10		μF	
Maximum Analog Input Frequency	f <sub>AIN</sub>		8.0	5.0	MHz	-3 dB Point


ELECTRICAL CHARACTERISTICS ( $T_a = -20$  to  $+70$  °C  $V_{CC} = DV_{CC} = 5.0 \pm 0.3$  V)

TITLE	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
Supply Current	$I_{CC}$	50	79	110	mA	$V_{CC} = 5.0$ V, $T_a = 25$ °C
Resolution	RES		8		bit	
Non-linearity	NL			$\pm 1.5$	LSB	$V_{CC} = 5.0$ V, $T_a = 25$ °C $V_{IN} = 1.0$ V <sub>p.p</sub>
Differential Non-linearity	DNL			$\pm 0.5$	LSB	$V_{CC} = 5.0$ V, $T_a = 25$ °C $V_{IN} = 1.0$ V <sub>p.p</sub>
Differential Gain	DG		1.5	3.0	%	$f_{SAMP} = 14.318$ MHz NTSC Ramp wave (40 IRE)
Differential Phase	DP		0.8	3.0	deg	$f_{SAMP} = 14.318$ MHz NTSC Ramp wave (40 IRE)
Digital Data Output Delay Time	$t_D$		12	20	ns	Delay time from falling edge of sampling clock.
Digital Output Low Voltage	$V_{OL}$			0.4	V	$I_{OL} = 1.6$ mA D <sub>1</sub> to D <sub>8</sub> , OVER
Digital Output High Voltage	$V_{OH}$	2.7			V	$I_{OH} = -400$ μA D <sub>1</sub> to D <sub>8</sub> , OVER
Digital Input Low Input Current	$I_{INDL}$			-200	μA	$V_{IN} = 0.8$ V
Digital Input High Input Current	$I_{INDH}$			10	μA	$V_{IN} = 2.0$ V
Analog Input Current	$I_{INA}$		10	35	μA	Measure input current from analog input terminal.
Reference Voltage (Bottom)	$V_{RB}$	2.1	2.3	2.5	V	$V_{CC} = 5.0$ V
Reference Voltage (Top)	$V_{RT}$	3.1	3.3	3.5	V	$V_{CC} = 5.0$ V
Analog Input Equivalent Capacitance	$C_{IN}$		3.0		pF	$V_{IN} = V_{RB}$
Clock Input Equivalent Capacitance	$C_{CLK}$		2.0		pF	
Reference Voltage (Difference)	$V_{REF}$		1.0		V	$V_{RT} - V_{RB}$ , $V_{CC} = 5.0$ V

TEST CIRCUIT




DG, DP TEST BLOCK



The video signal from the video signal generator is 40 IRE Ramp signal.

TIMING CHART



Analog signal is sampled with sampling clock and after the acquisition time (3.3 ns TYP.) started to be sampled. And converted data will be out after 2 sampling clock synchronized with the rise edge of sampling clock. Delay time from the rise edge of sampling clock is typically 12 ns.

EQUIVALENT CIRCUIT AROUND TERMINAL

Pin No.	Equivalent Circuit	Function
1, 10		1: Reference voltage (Top) $V_{RT}$ 10: Reference voltage (Bottom) $V_{RB}$
5, 9, 12		Ground for Analog Circuit.
24		Sampling Clock input terminal. Analog data acquisition and digital data out are synchronized with the rise edge of this clock.
3, 8, 11		Power supply for analog circuit.
4		Analog signal input terminal. Input analog signal from this terminal. The clamp function also will be worked on this terminal. So it's necessary to connect capacitance and low impedance source.
6		Clamp pulse input terminal. Analog signal input from analog input terminal is clamped to the voltage; $V_{CL}$ according to the high level term of this pulse.
7		Clamp bias input terminal. Analog input signal is clamped nearly to this input voltage; $V_{CL}$ according to the clamp pulse; $P_{CL}$ high level period.
13 to 17 21 to 22 23		Digital data output terminal. 13: Out of LSB data 14: Out of 7th data 15: Out of 6th data 16: Out of 5th data 17: Out of 4th data 20: Out of 3rd data 21: Out of 2nd data 22: Out of MSB data 23: Out of Over Flow (Active High)
18		Power supply for digital.
19		Ground for digital.


OUTPUT CODE FOR ANALOG INPUT

ANALOG INPUT	OUTPUT DIGITAL CODE								
	OVER	DB <sub>1</sub> (MSB)	DB <sub>2</sub>	DB <sub>3</sub>	DB <sub>4</sub>	DB <sub>5</sub>	DB <sub>6</sub>	DB <sub>7</sub>	DB <sub>8</sub> (LSB)
V <sub>RB</sub> to 1/2 LSB	0	0	0	0	0	0	0	0	0
1/2 LSB to (1+1/2) LSB	0	0	0	0	0	0	0	0	1
to	to	to	to	to	to	to	to	to	to
(254+1/2) LSB to (255+1/2) LSB	0	1	1	1	1	1	1	1	1
(255+1/2) LSB to V <sub>RT</sub>	1	1	1	1	1	1	1	1	1
V <sub>RT</sub> to AV <sub>CC</sub>	1	1	1	1	1	1	1	1	1

$$LSB \approx \frac{V_{RT} - V_{RB}}{256} \approx 3.906 \text{ mV TYP.}$$

V<sub>RB</sub> = 2.3 V TYP.  
V<sub>RT</sub> = 3.3 V TYP.

APPLICATION




The application circuits and circuit constant described in this document don't apply to mass production where variations in parts quality and/or temperature characteristics are considered.




ATTENTION FOR APPLICATION

- Analog input terminal  
Please connect low impedance signal source to analog input terminal.  
And must be AC coupled. Clamp circuit is appeared by following rough block diagram.



- If don't use the clamp circuit  
The clamp pulse terminal (PIN 6) and GND must be short-circuit. And insert by-pass capacitor of about 0.1 μF between the clamp voltage input terminal (PIN 7) and GND.
- Clamp voltage  
There is a few difference clamp voltage between the supply clamp voltage  $V_{CL}$  (PIN 7) and really clamp voltage.  
Really clamp voltage =  $V_{CL} + \alpha$   
Take account of the  $\alpha$  (about  $\pm 20$  mV) at supply  $V_{CL}$  to PIN 7
- Power supply lines for analog circuit and digital circuit  
Must be thick line wiring for the power supply lines. And reduce the resistance and reactance ingredient the power supply lines.  
 $AV_{CC}$  and  $DV_{CC}$  must connect at one point.  
 $AGND$  and  $DGND$  must connect at one point.

24 PIN PLASTIC SOP (300 mil)



P24GM-50-300B

NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	15.54 MAX.	0.612 MAX.
B	0.78 MAX.	0.031 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 <sup>+0.10</sup> / <sub>0.05</sub>	0.016 <sup>+0.004</sup> / <sub>0.002</sub>
E	0.1 <sup>+0.1</sup>	0.004 <sup>+0.004</sup>
F	1.8 MAX.	0.071 MAX.
G	1.55	0.061
H	7.7 <sup>+0.3</sup>	0.303 <sup>+0.012</sup>
I	5.6	0.220
J	1.1	0.043
K	0.20 <sup>+0.10</sup> / <sub>0.05</sub>	0.008 <sup>+0.004</sup> / <sub>0.002</sub>
L	0.6 <sup>+0.2</sup>	0.024 <sup>+0.008</sup> / <sub>0.009</sub>
M	0.12	0.005